mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-07 09:55:20 +00:00
Code Activity

Add SMT2 statebv mode (inactive for now)

Browse source
This commit is contained in:
Clifford Wolf 2017-02-24 14:04:52 +01:00
parent f648b7cf79
commit a9c3acf5a2
1 changed files with 47 additions and 20 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

67
backends/smt2/smt2.cc
View file

@ -32,8 +32,8 @@ struct Smt2Worker
CellTypes ct; CellTypes ct;
SigMap sigmap; SigMap sigmap;
RTLIL::Module *module; RTLIL::Module *module;
bool bvmode, memmode, wiresmode, verbose; bool bvmode, memmode, wiresmode, verbose, statebv;
int idcounter; int idcounter, statebv_width;
std::vector<std::string> decls, trans, hier; std::vector<std::string> decls, trans, hier;
std::map<RTLIL::SigBit, RTLIL::Cell*> bit_driver; std::map<RTLIL::SigBit, RTLIL::Cell*> bit_driver;
@ -63,12 +63,41 @@ struct Smt2Worker
return get_id(obj->name); return get_id(obj->name);
} }
void makebits(std::string name, int width = 0, std::string comment = std::string())
{
std::string decl_str;
if (statebv)
{
if (width == 0) {
decl_str = stringf("(define-fun |%s| ((state |%s_s|)) Bool (= ((_ extract %d %d) state) #b1))", name.c_str(), get_id(module), statebv_width, statebv_width);
statebv_width += 1;
} else {
decl_str = stringf("(define-fun |%s| ((state |%s_s|)) (_ BitVec %d) ((_ extract %d %d) state))", name.c_str(), get_id(module), width, statebv_width+width-1, statebv_width);
statebv_width += width;
}
}
else
{
if (width == 0) {
decl_str = stringf("(declare-fun |%s| (|%s_s|) Bool)\n", name.c_str(), get_id(module));
} else {
decl_str = stringf("(declare-fun |%s| (|%s_s|) (_ BitVec %d))", name.c_str(), get_id(module), width);
}
}
if (!comment.empty())
decl_str += " ; " + comment;
decls.push_back(decl_str + "\n");
}
Smt2Worker(RTLIL::Module *module, bool bvmode, bool memmode, bool wiresmode, bool verbose) : Smt2Worker(RTLIL::Module *module, bool bvmode, bool memmode, bool wiresmode, bool verbose) :
ct(module->design), sigmap(module), module(module), bvmode(bvmode), memmode(memmode), ct(module->design), sigmap(module), module(module), bvmode(bvmode), memmode(memmode),
wiresmode(wiresmode), verbose(verbose), idcounter(0) wiresmode(wiresmode), verbose(verbose), idcounter(0)
{ {
decls.push_back(stringf("(declare-sort |%s_s| 0)\n", get_id(module))); statebv_width = 0;
decls.push_back(stringf("(declare-fun |%s_is| (|%s_s|) Bool)\n", get_id(module), get_id(module))); statebv = bvmode && !memmode && false; // FIXME
makebits(stringf("%s_is", get_id(module)));
for (auto cell : module->cells()) for (auto cell : module->cells())
for (auto &conn : cell->connections()) { for (auto &conn : cell->connections()) {
@ -162,8 +191,7 @@ struct Smt2Worker
if (fcache.count(bit) == 0) { if (fcache.count(bit) == 0) {
if (verbose) log("%*s-> external bool: %s\n", 2+2*GetSize(recursive_cells), "", if (verbose) log("%*s-> external bool: %s\n", 2+2*GetSize(recursive_cells), "",
log_signal(bit)); log_signal(bit));
decls.push_back(stringf("(declare-fun |%s#%d| (|%s_s|) Bool) ; %s\n", makebits(stringf("%s#%d", get_id(module), idcounter), 0, log_signal(bit));
get_id(module), idcounter, get_id(module), log_signal(bit)));
register_bool(bit, idcounter++); register_bool(bit, idcounter++);
} }
@ -237,8 +265,7 @@ struct Smt2Worker
log_signal(sig.extract(i, j))); log_signal(sig.extract(i, j)));
for (auto bit : sig.extract(i, j)) for (auto bit : sig.extract(i, j))
log_assert(bit_driver.count(bit) == 0); log_assert(bit_driver.count(bit) == 0);
decls.push_back(stringf("(declare-fun |%s#%d| (|%s_s|) (_ BitVec %d)) ; %s\n", makebits(stringf("%s#%d", get_id(module), idcounter), j, log_signal(sig.extract(i, j)));
get_id(module), idcounter, get_id(module), j, log_signal(sig.extract(i, j))));
subexpr.push_back(stringf("(|%s#%d| %s)", get_id(module), idcounter, state_name)); subexpr.push_back(stringf("(|%s#%d| %s)", get_id(module), idcounter, state_name));
register_bv(sig.extract(i, j), idcounter++); register_bv(sig.extract(i, j), idcounter++);
} }
@ -382,8 +409,7 @@ struct Smt2Worker
if (cell->type.in("$_FF_", "$_DFF_P_", "$_DFF_N_")) if (cell->type.in("$_FF_", "$_DFF_P_", "$_DFF_N_"))
{ {
registers.insert(cell); registers.insert(cell);
decls.push_back(stringf("(declare-fun |%s#%d| (|%s_s|) Bool) ; %s\n", makebits(stringf("%s#%d", get_id(module), idcounter), 0, log_signal(cell->getPort("\\Q")));
get_id(module), idcounter, get_id(module), log_signal(cell->getPort("\\Q"))));
register_bool(cell->getPort("\\Q"), idcounter++); register_bool(cell->getPort("\\Q"), idcounter++);
recursive_cells.erase(cell); recursive_cells.erase(cell);
return; return;
@ -410,8 +436,7 @@ struct Smt2Worker
if (cell->type.in("$ff", "$dff")) if (cell->type.in("$ff", "$dff"))
{ {
registers.insert(cell); registers.insert(cell);
decls.push_back(stringf("(declare-fun |%s#%d| (|%s_s|) (_ BitVec %d)) ; %s\n", makebits(stringf("%s#%d", get_id(module), idcounter), GetSize(cell->getPort("\\Q")), log_signal(cell->getPort("\\Q")));
get_id(module), idcounter, get_id(module), GetSize(cell->getPort("\\Q")), log_signal(cell->getPort("\\Q"))));
register_bv(cell->getPort("\\Q"), idcounter++); register_bv(cell->getPort("\\Q"), idcounter++);
recursive_cells.erase(cell); recursive_cells.erase(cell);
return; return;
@ -422,8 +447,7 @@ struct Smt2Worker
registers.insert(cell); registers.insert(cell);
decls.push_back(stringf("; yosys-smt2-%s %s#%d %s\n", cell->type.c_str() + 1, get_id(module), idcounter, decls.push_back(stringf("; yosys-smt2-%s %s#%d %s\n", cell->type.c_str() + 1, get_id(module), idcounter,
cell->attributes.count("\\src") ? cell->attributes.at("\\src").decode_string().c_str() : get_id(cell))); cell->attributes.count("\\src") ? cell->attributes.at("\\src").decode_string().c_str() : get_id(cell)));
decls.push_back(stringf("(declare-fun |%s#%d| (|%s_s|) (_ BitVec %d)) ; %s\n", makebits(stringf("%s#%d", get_id(module), idcounter), GetSize(cell->getPort("\\Y")), log_signal(cell->getPort("\\Y")));
get_id(module), idcounter, get_id(module), GetSize(cell->getPort("\\Y")), log_signal(cell->getPort("\\Y"))));
register_bv(cell->getPort("\\Y"), idcounter++); register_bv(cell->getPort("\\Y"), idcounter++);
recursive_cells.erase(cell); recursive_cells.erase(cell);
return; return;
@ -559,24 +583,22 @@ struct Smt2Worker
if (w->port_output && !w->port_input) { if (w->port_output && !w->port_input) {
if (GetSize(w) > 1) { if (GetSize(w) > 1) {
if (bvmode) { if (bvmode) {
decls.push_back(stringf("(declare-fun |%s#%d| (|%s_s|) (_ BitVec %d)) ; %s\n", makebits(stringf("%s#%d", get_id(module), idcounter), GetSize(w), log_signal(sig));
get_id(module), idcounter, get_id(module), GetSize(w), log_signal(sig)));
register_bv(sig, idcounter++); register_bv(sig, idcounter++);
} else { } else {
for (int i = 0; i < GetSize(w); i++) { for (int i = 0; i < GetSize(w); i++) {
decls.push_back(stringf("(declare-fun |%s#%d| (|%s_s|) Bool) ; %s\n", makebits(stringf("%s#%d", get_id(module), idcounter), 0, log_signal(sig[i]));
get_id(module), idcounter, get_id(module), log_signal(sig[i])));
register_bool(sig[i], idcounter++); register_bool(sig[i], idcounter++);
} }
} }
} else { } else {
decls.push_back(stringf("(declare-fun |%s#%d| (|%s_s|) Bool) ; %s\n", makebits(stringf("%s#%d", get_id(module), idcounter), 0, log_signal(sig));
get_id(module), idcounter, get_id(module), log_signal(sig)));
register_bool(sig, idcounter++); register_bool(sig, idcounter++);
} }
} }
} }
// FIXME (statebv)
decls.push_back(stringf("(declare-fun |%s_h %s| (|%s_s|) |%s_s|)\n", decls.push_back(stringf("(declare-fun |%s_h %s| (|%s_s|) |%s_s|)\n",
get_id(module), get_id(cell->name), get_id(module), get_id(cell->type))); get_id(module), get_id(cell->name), get_id(module), get_id(cell->type)));
@ -854,6 +876,11 @@ struct Smt2Worker
{ {
f << stringf("; yosys-smt2-module %s\n", get_id(module)); f << stringf("; yosys-smt2-module %s\n", get_id(module));
if (statebv)
f << stringf("(define-sort |%s_s| () (_ BitVec %d))\n", get_id(module), statebv_width);
else
f << stringf("(declare-sort |%s_s| 0)\n", get_id(module));
for (auto it : decls) for (auto it : decls)
f << it; f << it;