mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-06 06:03:23 +00:00
Code Activity

Added examples/smtbmc/demo2.v

Browse source
This commit is contained in:
Clifford Wolf 2016-08-20 18:44:27 +02:00
parent f7578b0239
commit a93fcec93f
3 changed files with 45 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

4
examples/smtbmc/demo1.v
View file

@ -6,10 +6,12 @@ module demo1(input clk, input addtwo, output iseven);
always @(posedge clk)
cnt = (iseven ? cnt == 10 : cnt == 11) ? 0 : next_cnt;
`ifdef FORMAL
assert property (cnt != 15);
initial assume (!cnt[3] && !cnt[0]);
// initial predict ((iseven && addtwo) || cnt == 9);
`endif
endmodule
module inc(input addtwo, output iseven, input [3:0] a, output [3:0] y);