mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-06 06:03:23 +00:00
Code Activity

A few modifications after pull request comments

Browse source 
- Renamed Design::packages to Design::verilog_packages
- No need to include ast.h in rtlil.h
This commit is contained in:
Ruben Undheim 2016-06-18 14:13:36 +02:00
parent 178ff3e7f6
commit a8200a773f
3 changed files with 4 additions and 5 deletions
Download patch file Download diff file Expand all files Collapse all files

2
kernel/rtlil.cc
View file

@ -304,7 +304,7 @@ RTLIL::Design::~Design()
{
for (auto it = modules_.begin(); it != modules_.end(); ++it)
delete it->second;
for (auto n : packages)
for (auto n : verilog_packages)
delete n;
}