mirror of
https://github.com/YosysHQ/yosys
synced 2026-06-01 14:47:53 +00:00
rtlil: forbid rewrite_sigspecs in signorm
This commit is contained in:
parent
c73f1c9fe9
commit
a818fcd36b
1 changed files with 2 additions and 0 deletions
|
|
@ -2738,6 +2738,7 @@ inline RTLIL::SigBit::SigBit(const RTLIL::SigSpec &sig) {
|
||||||
template<typename T>
|
template<typename T>
|
||||||
void RTLIL::Module::rewrite_sigspecs(T &functor)
|
void RTLIL::Module::rewrite_sigspecs(T &functor)
|
||||||
{
|
{
|
||||||
|
log_assert(sig_norm_index == nullptr);
|
||||||
for (auto &it : cells_)
|
for (auto &it : cells_)
|
||||||
it.second->rewrite_sigspecs(functor);
|
it.second->rewrite_sigspecs(functor);
|
||||||
for (auto &it : processes)
|
for (auto &it : processes)
|
||||||
|
|
@ -2751,6 +2752,7 @@ void RTLIL::Module::rewrite_sigspecs(T &functor)
|
||||||
template<typename T>
|
template<typename T>
|
||||||
void RTLIL::Module::rewrite_sigspecs2(T &functor)
|
void RTLIL::Module::rewrite_sigspecs2(T &functor)
|
||||||
{
|
{
|
||||||
|
log_assert(sig_norm_index == nullptr);
|
||||||
for (auto &it : cells_)
|
for (auto &it : cells_)
|
||||||
it.second->rewrite_sigspecs2(functor);
|
it.second->rewrite_sigspecs2(functor);
|
||||||
for (auto &it : processes)
|
for (auto &it : processes)
|
||||||
|
|
|
||||||
Loading…
Add table
Add a link
Reference in a new issue