mirror of
				https://github.com/YosysHQ/yosys
				synced 2025-11-04 13:29:12 +00:00 
			
		
		
		
	update test
This commit is contained in:
		
							parent
							
								
									a3b25b4af8
								
							
						
					
					
						commit
						a7d34a7cb5
					
				
					 1 changed files with 3 additions and 2 deletions
				
			
		| 
						 | 
					@ -34,11 +34,12 @@ proc
 | 
				
			||||||
equiv_opt -async2sync -assert -map +/gowin/cells_sim.v synth_gowin # equivalency check
 | 
					equiv_opt -async2sync -assert -map +/gowin/cells_sim.v synth_gowin # equivalency check
 | 
				
			||||||
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
 | 
					design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
 | 
				
			||||||
cd dffs # Constrain all select calls below inside the top module
 | 
					cd dffs # Constrain all select calls below inside the top module
 | 
				
			||||||
select -assert-count 1 t:DFFS
 | 
					select -assert-count 1 t:DFF
 | 
				
			||||||
 | 
					select -assert-count 1 t:LUT2
 | 
				
			||||||
select -assert-count 4 t:IBUF
 | 
					select -assert-count 4 t:IBUF
 | 
				
			||||||
select -assert-count 1 t:OBUF
 | 
					select -assert-count 1 t:OBUF
 | 
				
			||||||
 | 
					
 | 
				
			||||||
select -assert-none t:DFFS t:IBUF t:OBUF %% t:* %D
 | 
					select -assert-none t:DFF t:LUT2 t:IBUF t:OBUF %% t:* %D
 | 
				
			||||||
 | 
					
 | 
				
			||||||
 | 
					
 | 
				
			||||||
design -load read
 | 
					design -load read
 | 
				
			||||||
| 
						 | 
					
 | 
				
			||||||
		Loading…
	
	Add table
		Add a link
		
	
		Reference in a new issue