3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-08-14 09:55:37 +00:00

rtlil: forbid rewrite_sigspecs in signorm

This commit is contained in:
Emil J. Tywoniak 2026-03-11 21:07:06 +01:00
parent 055705aebc
commit a7b62c6bc3

View file

@ -2746,6 +2746,7 @@ inline RTLIL::SigBit::SigBit(const RTLIL::SigSpec &sig) {
template<typename T>
void RTLIL::Module::rewrite_sigspecs(T &functor)
{
log_assert(sig_norm_index == nullptr);
for (auto &it : cells_)
it.second->rewrite_sigspecs(functor);
for (auto &it : processes)
@ -2759,6 +2760,7 @@ void RTLIL::Module::rewrite_sigspecs(T &functor)
template<typename T>
void RTLIL::Module::rewrite_sigspecs2(T &functor)
{
log_assert(sig_norm_index == nullptr);
for (auto &it : cells_)
it.second->rewrite_sigspecs2(functor);
for (auto &it : processes)