mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-07 06:33:24 +00:00
Code Activity

Small corrections to const2ast warning messages

Browse source
This commit is contained in:
Clifford Wolf 2015-08-17 16:22:53 +02:00
parent 0491042849
commit a7ab9172f9
1 changed files with 2 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

4
frontends/verilog/const2ast.cc
View file

@ -142,7 +142,7 @@ static void my_strtobin(std::vector<RTLIL::State> &data, const char *str, int le
} }
if (len > len_in_bits) if (len > len_in_bits)
log_warning("(Literal has a width of %d bit, but value requires %d bit. (%s:%d)\n", log_warning("Literal has a width of %d bit, but value requires %d bit. (%s:%d)\n",
len_in_bits, len, current_filename.c_str(), get_line_num()); len_in_bits, len, current_filename.c_str(), get_line_num());
} }
@ -152,7 +152,7 @@ AstNode *VERILOG_FRONTEND::const2ast(std::string code, char case_type, bool warn
if (warn_z) { if (warn_z) {
AstNode *ret = const2ast(code, case_type); AstNode *ret = const2ast(code, case_type);
if (std::find(ret->bits.begin(), ret->bits.end(), RTLIL::State::Sz) != ret->bits.end()) if (std::find(ret->bits.begin(), ret->bits.end(), RTLIL::State::Sz) != ret->bits.end())
log_warning("Yosys does not support tri-state logic at the moment. (%s:%d)\n", log_warning("Yosys has only limited support for tri-state logic at the moment. (%s:%d)\n",
current_filename.c_str(), get_line_num()); current_filename.c_str(), get_line_num());
return ret; return ret;
} }