mirror of
				https://github.com/YosysHQ/yosys
				synced 2025-11-04 05:19:11 +00:00 
			
		
		
		
	Copy attributes from state signal to fsm cell
This commit is contained in:
		
							parent
							
								
									9c955c4c17
								
							
						
					
					
						commit
						a7988c01af
					
				
					 1 changed files with 1 additions and 0 deletions
				
			
		| 
						 | 
				
			
			@ -283,6 +283,7 @@ static void extract_fsm(RTLIL::Wire *wire)
 | 
			
		|||
	fsm_cell->connections["\\CTRL_IN"] = ctrl_in;
 | 
			
		||||
	fsm_cell->connections["\\CTRL_OUT"] = ctrl_out;
 | 
			
		||||
	fsm_cell->parameters["\\NAME"] = RTLIL::Const(wire->name);
 | 
			
		||||
    fsm_cell->attributes = wire->attributes;
 | 
			
		||||
	fsm_data.copy_to_cell(fsm_cell);
 | 
			
		||||
	module->cells[fsm_cell->name] = fsm_cell;
 | 
			
		||||
 | 
			
		||||
| 
						 | 
				
			
			
 | 
			
		|||
		Loading…
	
	Add table
		Add a link
		
	
		Reference in a new issue