mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-09-30 05:09:04 +00:00
Code Activity

Merge pull request #5315 from YosysHQ/emil/write_rtlil-no-sort

Browse source 
write_rtlil: don't sort
This commit is contained in:
Emil J 2025-09-22 11:14:39 +02:00 • committed by GitHub
commit a78eb9e151
No known key found for this signature in database
GPG key ID: B5690EEEBB952194
19 changed files with 247 additions and 109 deletions
Download patch file Download diff file Expand all files Collapse all files

2
passes/tests/raise_error.cc
View file

@ -47,7 +47,7 @@ struct RaiseErrorPass : public Pass {
extra_args(args, argidx, design, true);
RTLIL::NamedObject *err_obj = nullptr;
for (auto mod : design->all_selected_modules()) {
if (mod->has_attribute(ID::raise_error)) {
err_obj = mod->clone();