mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-28 11:25:53 +00:00
Code Activity

Fix initialisation of flops

Browse source
This commit is contained in:
Eddie Hung 2019-06-15 09:46:35 -07:00
parent 6d74b3e004
commit a76c8a7ffd
3 changed files with 15 additions and 14 deletions
Download patch file Download diff file Expand all files Collapse all files

2
techlibs/xilinx/ff_map.v
View file

@ -28,7 +28,7 @@ module \$_DFF_P_ (input D, C, output Q);
FDRE #(.INIT(|0)) _TECHMAP_REPLACE_ (.D(D), .Q(Q), .C(C), .CE(1'b1), .R(1'b0));
`else
wire Q_next;
\$__ABC_FDRE #(/*.INIT(|0)*/) _TECHMAP_REPLACE_ (.D(D), .Q(Q_next), .Q_past(Q), .C(C), .CE(1'b1), .R(1'b0));
\$__ABC_FDRE #(.INIT(|0)) _TECHMAP_REPLACE_ (.D(D), .Q(Q_next), .Q_past(Q), .C(C), .CE(1'b1), .R(1'b0));
\$_FF_ abc_dff (.D(Q_next), .Q(Q));
`endif
endmodule