3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-22 19:17:55 +00:00

Try using an ICE40_CARRY_LUT primitive to avoid ABC issues

This commit is contained in:
Eddie Hung 2019-04-17 11:10:04 -07:00
parent d59185f1d6
commit a7632ab332
7 changed files with 102 additions and 35 deletions

View file

@ -296,7 +296,7 @@ struct SynthIce40Pass : public ScriptPass
run("opt_merge");
run(stringf("dff2dffe -unmap-mince %d", min_ce_use));
}
run("techmap -D NO_LUT -map +/ice40/cells_map.v");
run("techmap -D NO_LUT -D NO_CARRY -map +/ice40/cells_map.v");
run("opt_expr -mux_undef");
run("simplemap");
run("ice40_ffinit");