mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-06 14:13:23 +00:00
Code Activity

Implemented temporal induction proofs in sat_solve

Browse source
This commit is contained in:
Clifford Wolf 2013-06-09 18:07:05 +02:00
parent b210234612
commit a75b249427
3 changed files with 180 additions and 39 deletions
Download patch file Download diff file Expand all files Collapse all files

4
kernel/satgen.h
View file

@ -38,7 +38,7 @@ struct SatGen
RTLIL::Design *design;
SigMap *sigmap;
std::string prefix;
SigPool initial_signals;
SigPool initial_state;
SatGen(ezSAT *ez, RTLIL::Design *design, SigMap *sigmap, std::string prefix = std::string()) :
ez(ez), design(design), sigmap(sigmap), prefix(prefix)
@ -241,7 +241,7 @@ struct SatGen
if (timestep > 0 && (cell->type == "$dff" || cell->type == "$_DFF_N_" || cell->type == "$_DFF_P_")) {
if (timestep == 1) {
initial_signals.add((*sigmap)(cell->connections.at("\\Q")));
initial_state.add((*sigmap)(cell->connections.at("\\Q")));
} else {
std::vector<int> d = importSigSpec(cell->connections.at("\\D"), timestep-1);
std::vector<int> q = importSigSpec(cell->connections.at("\\Q"), timestep);