mirror of
https://github.com/YosysHQ/yosys
synced 2026-02-16 05:41:45 +00:00
simlib: fix $priority
This commit is contained in:
parent
8192cee0b3
commit
a7286ca8f5
2 changed files with 19 additions and 2 deletions
|
|
@ -694,6 +694,7 @@ module \$priority (A, Y);
|
|||
wire [WIDTH-1:0] tmp;
|
||||
(* force_downto *)
|
||||
wire [WIDTH-1:0] A_active;
|
||||
(* force_downto *)
|
||||
wire [WIDTH-1:0] Y_active;
|
||||
assign A_active = A ^ ~POLARITY;
|
||||
assign Y = Y_active ^ ~POLARITY;
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue