mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-31 11:42:30 +00:00
Code Activity

Added automatic conversion from RTLIL::SigSpec to std::vector<RTLIL::SigBit>

Browse source
This commit is contained in:
Clifford Wolf 2014-07-18 11:36:34 +02:00
parent 309ae98246
commit a721f7d768
1 changed files with 1 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

1
kernel/rtlil.h
View file

@ -542,6 +542,7 @@ struct RTLIL::SigSpec {
static bool parse(RTLIL::SigSpec &sig, RTLIL::Module *module, std::string str);
static bool parse_sel(RTLIL::SigSpec &sig, RTLIL::Design *design, RTLIL::Module *module, std::string str);
static bool parse_rhs(const RTLIL::SigSpec &lhs, RTLIL::SigSpec &sig, RTLIL::Module *module, std::string str);
operator std::vector<RTLIL::SigBit>() const { return to_sigbit_vector(); }
};
inline RTLIL::SigBit::SigBit(const RTLIL::SigSpec &sig) {