mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-30 12:25:52 +00:00
Code Activity

Improper ignore translates

Browse source
This commit is contained in:
Akash Levy 2024-06-03 11:23:16 -07:00
parent 783c0a593a
commit a692bf17d7
1 changed files with 2 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

4
frontends/verific/verific.cc
View file

@ -3447,8 +3447,8 @@ struct VerificPass : public Pass {
veri_file::DefineMacro("OVL_SVA"); veri_file::DefineMacro("OVL_SVA");
// Ignore translate_off statements // Ignore translate_off statements
hdl_file_sort::SetIgnoreTranslateOff(0); hdl_file_sort::SetIgnoreTranslateOff(1);
veri_file::SetIgnoreTranslateOff(0); veri_file::SetIgnoreTranslateOff(1);
// Treat .v as SystemVerilog too (overriding default behavior to treat it as VERILOG_2000) // Treat .v as SystemVerilog too (overriding default behavior to treat it as VERILOG_2000)
hdl_file_sort::RemoveFileExt(".v"); hdl_file_sort::RemoveFileExt(".v");