3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-06-29 20:18:53 +00:00

Remove trailing whitespaces

This commit is contained in:
Miodrag Milanovic 2026-06-23 07:24:59 +02:00
parent 48a3dcc02a
commit a689342207
317 changed files with 3136 additions and 3136 deletions

View file

@ -15,14 +15,14 @@
library(supergate) {
technology (cmos);
revision : 1.0;
time_unit : "1ps";
pulling_resistance_unit : "1kohm";
pulling_resistance_unit : "1kohm";
voltage_unit : "1V";
current_unit : "1uA";
current_unit : "1uA";
capacitive_load_unit(1,ff);
default_inout_pin_cap : 7.0;
default_input_pin_cap : 7.0;
default_output_pin_cap : 0.0;
@ -35,27 +35,27 @@ library(supergate) {
nom_process : 1.0;
nom_temperature : 25.0;
nom_voltage : 1.2;
delay_model : generic_cmos;
/* Inverter */
cell (inv) {
area : 1;
pin(A) {
direction : input;
}
pin(Y) {
direction : output;
function : "A'";
}
}
/* tri-state inverter */
cell (tri_inv) {
area : 4;
pin(A) {
direction : input;
direction : input;
}
pin(S) {
direction : input;
@ -66,7 +66,7 @@ library(supergate) {
three_State : "S'";
}
}
cell (buffer) {
area : 5;
pin(A) {
@ -76,8 +76,8 @@ library(supergate) {
direction : output;
function : "A";
}
}
}
/* 2-input NAND gate */
cell (nand2) {
area : 3;
@ -92,7 +92,7 @@ library(supergate) {
function : "(A * B)'";
}
}
/* 2-input NOR gate */
cell (nor2) {
area : 3;
@ -107,7 +107,7 @@ library(supergate) {
function : "(A + B)'";
}
}
/* 2-input XOR */
cell (xor2) {
area : 6;
@ -122,7 +122,7 @@ library(supergate) {
function : "(A *B') + (A' * B)";
}
}
/* 2-input inverting MUX */
cell (imux2) {
area : 5;
@ -134,13 +134,13 @@ library(supergate) {
}
pin(S) {
direction : input;
}
}
pin(Y) {
direction: output;
function : "( (A * S) + (B * S') )'";
}
}
/* D-type flip-flop with asynchronous reset and preset */
cell (dff) {
area : 6;
@ -151,7 +151,7 @@ library(supergate) {
preset : "PRESET";
clear_preset_var1 : L;
clear_preset_var2 : L;
}
}
pin(D) {
direction : input;
}
@ -172,7 +172,7 @@ library(supergate) {
intrinsic_rise : 65;
intrinsic_fall : 65;
rise_resistance : 0;
fall_resistance : 0;
fall_resistance : 0;
related_pin : "CLK";
}
timing () {
@ -186,7 +186,7 @@ library(supergate) {
timing_sense : negative_unate;
intrinsic_rise : 75;
related_pin : "PRESET";
}
}
}
pin(QN) {
direction: output;
@ -196,7 +196,7 @@ library(supergate) {
intrinsic_rise : 65;
intrinsic_fall : 65;
rise_resistance : 0;
fall_resistance : 0;
fall_resistance : 0;
related_pin : "CLK";
}
timing () {
@ -210,8 +210,8 @@ library(supergate) {
timing_sense : positive_unate;
intrinsic_fall : 75;
related_pin : "PRESET";
}
}
}
}
}
/* Latch */
@ -228,12 +228,12 @@ library(supergate) {
pin(G) {
direction : input;
}
pin(Q) {
direction : output;
function : "IQ";
internal_node : "Q";
timing() {
timing_type : rising_edge;
intrinsic_rise : 65;
@ -242,7 +242,7 @@ library(supergate) {
fall_resistance : 0;
related_pin : "G";
}
timing() {
timing_sense : positive_unate;
intrinsic_rise : 65;
@ -252,12 +252,12 @@ library(supergate) {
related_pin : "D";
}
}
pin(QN) {
direction : output;
function : "IQN";
internal_node : "QN";
timing() {
timing_type : rising_edge;
intrinsic_rise : 65;
@ -266,7 +266,7 @@ library(supergate) {
fall_resistance : 0;
related_pin : "G";
}
timing() {
timing_sense : negative_unate;
intrinsic_rise : 65;
@ -289,7 +289,7 @@ library(supergate) {
}
pin(C) {
direction : input;
}
}
pin(Y) {
direction: output;
function : "((A * B) + C)'";
@ -308,7 +308,7 @@ library(supergate) {
}
pin(C) {
direction : input;
}
}
pin(Y) {
direction: output;
function : "((A + B) * C)'";
@ -327,11 +327,11 @@ library(supergate) {
pin(C) {
direction : output;
function : "(A * B)";
}
}
pin(Y) {
direction: output;
function : "(A *B') + (A' * B)";
}
}
}
/* full adder */
@ -345,7 +345,7 @@ library(supergate) {
}
pin(CI) {
direction : input;
}
}
pin(CO) {
direction : output;
function : "(((A * B)+(B * CI))+(CI * A))";
@ -353,7 +353,7 @@ library(supergate) {
pin(Y) {
direction: output;
function : "((A^B)^CI)";
}
}
}
} /* end */