mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-06-26 18:48:51 +00:00
Code Activity

Remove trailing whitespaces

Browse source
This commit is contained in:
Miodrag Milanovic 2026-06-23 07:24:59 +02:00
parent 48a3dcc02a
commit a689342207
317 changed files with 3136 additions and 3136 deletions
Download patch file Download diff file Expand all files Collapse all files

12
tests/hana/test_simulation_decoder.v
View file

@ -45,7 +45,7 @@ always @(in )
3'b110 : out = 8'b01000000;
3'b111 : out = 8'b10000000;
endcase
endmodule
endmodule
// test_simulation_decoder_5_test.v
module f4_test (input [2:0] in, input enable, output reg [7:0] out);
@ -53,7 +53,7 @@ module f4_test (input [2:0] in, input enable, output reg [7:0] out);
always @(in or enable )
if(!enable)
out = 8'b00000000;
else
else
case (in)
3'b000 : out = 8'b00000001;
3'b001 : out = 8'b00000010;
@ -64,7 +64,7 @@ always @(in or enable )
3'b110 : out = 8'b01000000;
3'b111 : out = 8'b10000000;
endcase
endmodule
endmodule
// test_simulation_decoder_6_test.v
module f5_test (input [3:0] in, input enable, output reg [15:0] out);
@ -92,7 +92,7 @@ always @(in or enable)
4'b1111 : out = 16'b1000000000000000;
endcase
end
endmodule
endmodule
// test_simulation_decoder_7_test.v
@ -137,7 +137,7 @@ always @(in or enable)
5'b11111 : out = 32'b10000000000000000000000000000000;
endcase
end
endmodule
endmodule
// test_simulation_decoder_8_test.v
@ -215,4 +215,4 @@ always @(in or enable)
6'b111111 : out = 64'b1000000000000000000000000000000000000000000000000000000000000000;
endcase
end
endmodule
endmodule