mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-06-26 10:38:47 +00:00
Code Activity

Remove trailing whitespaces

Browse source
This commit is contained in:
Miodrag Milanovic 2026-06-23 07:24:59 +02:00
parent 48a3dcc02a
commit a689342207
317 changed files with 3136 additions and 3136 deletions
Download patch file Download diff file Expand all files Collapse all files

2
tests/asicworld/code_verilog_tutorial_explicit.v
View file

@ -4,7 +4,7 @@ wire q;
// Here q_bar is not connected
// We can connect ports in any order
dff u0 (
dff u0 (
.q (q),
.d (d),
.clk (clk),