mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-05-30 18:59:14 +00:00
Code Activity

Add RTLIL::constpad, init by yosys_setup(); use for abc9

Browse source
This commit is contained in:
Eddie Hung 2020-01-07 12:52:03 -08:00
parent 823a08e0d8
commit a63e2508fc
5 changed files with 39 additions and 32 deletions
Download patch file Download diff file Expand all files Collapse all files

9
kernel/yosys.cc
View file

@ -524,6 +524,15 @@ void yosys_setup()
PyRun_SimpleString("import sys");
#endif
RTLIL::constpad["abc9.script.default"] = "&scorr; &sweep; &dc2; &dch -f; &ps; &if {C} {W} {D} -v; &mfs";
RTLIL::constpad["abc9.script.default.area"] = "&scorr; &sweep; &dc2; &dch -f; &ps; &if {C} {W} {D} -a -v; &mfs";
RTLIL::constpad["abc9.script.default.fast"] = "&if {W} {D}";
RTLIL::constpad["abc9.script.flow3"] = "&scorr; &sweep;" \
"&if {C} {W} {D}; &save; &st; &syn2; &if {C} {W} {D} -v; &save; &load; "\
"&st; &if {C} -g -K 6; &dch -f; &if {C} {W} {D} -v; &save; &load; "\
"&st; &if {C} -g -K 6; &synch2; &if {C} {W} {D} -v; &save; &load; "\
"&mfs";
Pass::init_register();
yosys_design = new RTLIL::Design;
yosys_celltypes.setup();