mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-12 12:08:19 +00:00
Code Activity

Address comments

Browse source
This commit is contained in:
Jason Xu 2025-03-11 18:50:44 -04:00
parent 98eefc5d1a
commit a5f34d04f8
2 changed files with 10 additions and 3 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
frontends/verific/verific.cc
View file

@ -4413,7 +4413,11 @@ struct ReadPass : public Pass {
if (use_verific) { if (use_verific) {
args[0] = "verific"; args[0] = "verific";
} else { } else {
#if !defined(__wasm)
args[0] = "read_verilog_file_list"; args[0] = "read_verilog_file_list";
#else
cmd_error(args, 1, "Command files are not supported on this platform.\n");
#endif
} }
Pass::call(design, args); Pass::call(design, args);
return; return;

9
frontends/verilog/verilog_frontend.cc
View file

@ -722,13 +722,16 @@ struct VerilogFileList : public Pass {
log("\n"); log("\n");
log(" read_verilog_file_list [options]\n"); log(" read_verilog_file_list [options]\n");
log("\n"); log("\n");
log("Parse a Verilog file list, and pass the list of Verilog files to read_verilog command.\n"); log("Parse a Verilog file list, and pass the list of Verilog files to read_verilog\n");
log("command\n");
log("\n"); log("\n");
log(" -F file_list_path\n"); log(" -F file_list_path\n");
log(" File list file contains list of Verilog files to be parsed, any path is treated relative to the file list file\n"); log(" File list file contains list of Verilog files to be parsed, any path is\n");
log(" treated relative to the file list file\n");
log("\n"); log("\n");
log(" -f file_list_path\n"); log(" -f file_list_path\n");
log(" File list file contains list of Verilog files to be parsed, any path is treated relative to current working directroy\n"); log(" File list file contains list of Verilog files to be parsed, any path is\n");
log(" treated relative to current working directroy\n");
log("\n"); log("\n");
} }