mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-13 04:28:18 +00:00
Code Activity

Disable RAM16X1D test

Browse source
This commit is contained in:
Eddie Hung 2019-12-13 10:28:13 -08:00
parent c3262d6075
commit a5764a1236
1 changed files with 17 additions and 17 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

34
tests/arch/xilinx/lutram.ys
View file

@ -1,20 +1,20 @@
read_verilog ../common/lutram.v #read_verilog ../common/lutram.v
hierarchy -top lutram_1w1r -chparam A_WIDTH 4 #hierarchy -top lutram_1w1r -chparam A_WIDTH 4
proc #proc
memory -nomap #memory -nomap
equiv_opt -run :prove -map +/xilinx/cells_sim.v synth_xilinx #equiv_opt -run :prove -map +/xilinx/cells_sim.v synth_xilinx
memory #memory
opt -full #opt -full
#
miter -equiv -flatten -make_assert -make_outputs gold gate miter #miter -equiv -flatten -make_assert -make_outputs gold gate miter
sat -verify -prove-asserts -seq 3 -set-init-zero -show-inputs -show-outputs miter #sat -verify -prove-asserts -seq 3 -set-init-zero -show-inputs -show-outputs miter
#
design -load postopt #design -load postopt
cd lutram_1w1r #cd lutram_1w1r
select -assert-count 1 t:BUFG #select -assert-count 1 t:BUFG
select -assert-count 8 t:FDRE #select -assert-count 8 t:FDRE
select -assert-count 8 t:RAM16X1D #select -assert-count 8 t:RAM16X1D
select -assert-none t:BUFG t:FDRE t:RAM16X1D %% t:* %D #select -assert-none t:BUFG t:FDRE t:RAM16X1D %% t:* %D
design -reset design -reset