mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-16 12:15:52 +00:00
Code Activity

line reduction

Browse source
This commit is contained in:
Stan Lee 2026-01-20 11:56:57 -08:00
parent 0ea4bb8a2d
commit a5106da733
1 changed files with 1 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

3
passes/silimate/reg_rename.cc
View file

@ -50,7 +50,6 @@ struct RegRenamePass : public Pass {
extra_args(args, argidx, design);
uint32_t count = 0;
uint32_t moduleCount = design->selected_modules().size();
// Data structure used to keep track of multi-bit registers.
// Relevant for correct register annotation.
@ -135,7 +134,7 @@ struct RegRenamePass : public Pass {
}
// End
log("Renamed %d registers in %d modules\n", count, moduleCount);
log("Renamed %d registers in %d modules\n", count, design->selected_modules().size());
log_flush();
}
} RegRenamePass;