mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-24 08:02:32 +00:00
Code Activity

hierarchy: fix twines

Browse source
This commit is contained in:
Emil J. Tywoniak 2026-06-24 11:53:51 +02:00
parent a3e982a5e2
commit a4e7c5c4e4
1 changed files with 1 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

2
passes/hierarchy/hierarchy.cc
View file

@ -1579,7 +1579,7 @@ struct HierarchyPass : public Pass {
if (!conn.second.is_fully_const() || !w->port_input || w->port_output) if (!conn.second.is_fully_const() || !w->port_input || w->port_output)
log_warning("Resizing cell port %s.%s.%s from %d bits to %d bits.\n", module, cell, log_warning("Resizing cell port %s.%s.%s from %d bits to %d bits.\n", module, cell,
design->twines.str(conn.first).data(), GetSize(conn.second), GetSize(sig)); design->twines.unescaped_str(conn.first).data(), GetSize(conn.second), GetSize(sig));
cell->setPort(conn.first, sig); cell->setPort(conn.first, sig);
} }