mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-09 23:52:03 +00:00
Code Activity

Merge 054de3c236 into dc051e98be

Browse source
This commit is contained in:
Robert O'Callahan 2025-11-01 17:24:09 -04:00 • committed by GitHub
commit a4d2022e4d
No known key found for this signature in database
GPG key ID: B5690EEEBB952194
15 changed files with 721 additions and 261 deletions
Download patch file Download diff file Expand all files Collapse all files

6
passes/opt/opt_clean.cc
View file

@ -283,7 +283,7 @@ bool compare_signals(RTLIL::SigBit &s1, RTLIL::SigBit &s2, SigPool &regs, SigPoo
if (attrs1 != attrs2)
return attrs2 > attrs1;
return strcmp(w2->name.c_str(), w1->name.c_str()) < 0;
return w2->name.lt_by_name(w1->name);
}
bool check_public_name(RTLIL::IdString id)
@ -722,6 +722,8 @@ struct OptCleanPass : public Pass {
ct_reg.clear();
ct_all.clear();
log_pop();
request_garbage_collection();
}
} OptCleanPass;
@ -784,6 +786,8 @@ struct CleanPass : public Pass {
keep_cache.reset();
ct_reg.clear();
ct_all.clear();
request_garbage_collection();
}
} CleanPass;

2
passes/techmap/abc.cc
View file

@ -614,7 +614,7 @@ std::string AbcModuleState::remap_name(RTLIL::IdString abc_name, RTLIL::Wire **o
}
}
}
return stringf("$abc$%d$%s", map_autoidx, abc_name.c_str()+1);
return stringf("$abc$%d$%s", map_autoidx, abc_name.substr(1));
}
void AbcModuleState::dump_loop_graph(FILE *f, int &nr, dict<int, pool<int>> &edges, pool<int> &workpool, std::vector<int> &in_counts)