mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-06-06 09:00:54 +00:00
Code Activity

symfpu: Configurable op

Browse source
This commit is contained in:
Krystine Sherwin 2026-06-06 09:33:00 +12:00
parent b3f3fe55e2
commit a4bcb0eea4
No known key found for this signature in database
1 changed files with 57 additions and 6 deletions
Download patch file Download diff file Expand all files Collapse all files

63
passes/cmds/symfpu.cc
View file

@ -23,9 +23,11 @@
#include "libs/symfpu/baseTypes/shared.h" #include "libs/symfpu/baseTypes/shared.h"
#include "libs/symfpu/core/add.h" #include "libs/symfpu/core/add.h"
#include "libs/symfpu/core/divide.h" #include "libs/symfpu/core/divide.h"
#include "libs/symfpu/core/fma.h"
#include "libs/symfpu/core/ite.h" #include "libs/symfpu/core/ite.h"
#include "libs/symfpu/core/multiply.h" #include "libs/symfpu/core/multiply.h"
#include "libs/symfpu/core/packing.h" #include "libs/symfpu/core/packing.h"
#include "libs/symfpu/core/sqrt.h"
#include "libs/symfpu/core/unpackedFloat.h" #include "libs/symfpu/core/unpackedFloat.h"
USING_YOSYS_NAMESPACE USING_YOSYS_NAMESPACE
@ -358,6 +360,13 @@ void output_ubv(IdString name, const ubv &value)
output->port_output = true; output->port_output = true;
} }
void output_prop(IdString name, const prop &value)
{
auto output = symfpu_mod->addWire(name);
symfpu_mod->connect(output, value.bit);
output->port_output = true;
}
struct SymFpuPass : public Pass { struct SymFpuPass : public Pass {
SymFpuPass() : Pass("symfpu", "SymFPU based floating point netlist generator") {} SymFpuPass() : Pass("symfpu", "SymFPU based floating point netlist generator") {}
bool formatted_help() override bool formatted_help() override
@ -373,11 +382,26 @@ struct SymFpuPass : public Pass {
content_root->option("-eb <N>", "use <N> bits for exponent; default=8"); content_root->option("-eb <N>", "use <N> bits for exponent; default=8");
content_root->option("-sb <N>", "use <N> bits for significand, including hidden bit; default=24"); content_root->option("-sb <N>", "use <N> bits for significand, including hidden bit; default=24");
auto op_option = content_root->open_option("-op <OP>");
op_option->paragraph("floating point operation to generate, must be one of the below; default=mul");
op_option->codeblock(
"<OP> | description | equation\n"
"-------+--------------------------------+------------\n"
"sqrt | one input square root | o = sqrt(a)\n"
"add | two input addition | o = a+b\n"
"sub | two input subtraction | o = a-b\n"
"mul | two input multiplication | o = a*b\n"
"div | two input divison | o = a/b\n"
"muladd | three input fused multiple-add | o = (a*b)+c\n"
);
return true; return true;
} }
void execute(std::vector<std::string> args, RTLIL::Design *design) override void execute(std::vector<std::string> args, RTLIL::Design *design) override
{ {
int eb = 8, sb = 24; int eb = 8, sb = 24;
string op = "mul";
int inputs = 2;
log_header(design, "Executing SYMFPU pass.\n"); log_header(design, "Executing SYMFPU pass.\n");
size_t argidx; size_t argidx;
@ -390,6 +414,22 @@ struct SymFpuPass : public Pass {
sb = atoi(args[++argidx].c_str()); sb = atoi(args[++argidx].c_str());
continue; continue;
} }
if (args[argidx] == "-op" && argidx+1 < args.size()) {
op = args[++argidx];
if (op.compare("sqrt") == 0)
inputs = 1;
else if (op.compare("add") == 0
|| op.compare("sub") == 0
|| op.compare("mul") == 0
|| op.compare("div") == 0)
inputs = 2;
else if (op.compare("muladd") == 0)
inputs = 3;
else
log_cmd_error("Unknown operation '%s'. Call help symfpu for available operations.\n", op);
log("Generating '%s'\n", op);
continue;
}
break; break;
} }
@ -403,14 +443,25 @@ struct SymFpuPass : public Pass {
uf a = symfpu::unpack<rtlil_traits>(format, input_ubv(ID(a), eb+sb)); uf a = symfpu::unpack<rtlil_traits>(format, input_ubv(ID(a), eb+sb));
uf b = symfpu::unpack<rtlil_traits>(format, input_ubv(ID(b), eb+sb)); uf b = symfpu::unpack<rtlil_traits>(format, input_ubv(ID(b), eb+sb));
uf c = symfpu::unpack<rtlil_traits>(format, input_ubv(ID(c), eb+sb));
uf o = symfpu::unpackedFloat<rtlil_traits>::makeNaN(format);
uf added(symfpu::add<rtlil_traits>(format, rtlil_traits::RNE(), a, b, prop(true))); if (op.compare("sqrt") == 0)
uf multiplied(symfpu::multiply<rtlil_traits>(format, rtlil_traits::RNE(), a, b)); o = symfpu::sqrt(format, rtlil_traits::RNE(), a);
uf divided(symfpu::divide<rtlil_traits>(format, rtlil_traits::RNE(), a, b)); else if (op.compare("add") == 0)
o = symfpu::add<rtlil_traits>(format, rtlil_traits::RNE(), a, b, prop(true));
else if (op.compare("sub") == 0)
o = symfpu::add<rtlil_traits>(format, rtlil_traits::RNE(), a, b, prop(false));
else if (op.compare("mul") == 0)
o = symfpu::multiply<rtlil_traits>(format, rtlil_traits::RNE(), a, b);
else if (op.compare("div") == 0)
o = symfpu::divide<rtlil_traits>(format, rtlil_traits::RNE(), a, b);
else if (op.compare("muladd") == 0)
o = symfpu::fma<rtlil_traits>(format, rtlil_traits::RNE(), a, b, c);
else
log_abort();
output_ubv(ID(added), symfpu::pack<rtlil_traits>(format, added)); output_ubv(ID(o), symfpu::pack<rtlil_traits>(format, o));
output_ubv(ID(multiplied), symfpu::pack<rtlil_traits>(format, multiplied));
output_ubv(ID(divided), symfpu::pack<rtlil_traits>(format, divided));
symfpu_mod->fixup_ports(); symfpu_mod->fixup_ports();
} }
} SymFpuPass; } SymFpuPass;