mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-22 15:15:51 +00:00
Code Activity

Merge upstream changes

Browse source
This commit is contained in:
Akash Levy 2025-09-10 23:02:15 -07:00
commit a43de44f9d
18 changed files with 343 additions and 180 deletions
Download patch file Download diff file Expand all files Collapse all files

27
tests/verilog/specify-ifnone.ys Normal file
View file

@ -0,0 +1,27 @@
# ifnone gets parsed and ignored without -specify
logger -expect-no-warnings
read_verilog << EOF
module dut1 (i, o);
output o;
input i;
specify
if (a ^ (* meow *) 1 == 1'b0)
(i => o) = 1;
ifnone (i => o) = 0;
endspecify
endmodule
EOF
# ifnone is still an error with -specify
logger -expect error "syntax error" 1
read_verilog -specify << EOF
module dut2 (i, o);
output o;
input i;
specify
if (a ^ (* meow *) 1 == 1'b0)
(i => o) = 1;
ifnone (i => o) = 0;
endspecify
endmodule
EOF