mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-05-25 11:26:22 +00:00
Code Activity

fixup! cxxrtl: ignore $input_port

Browse source
This commit is contained in:
Emil J. Tywoniak 2026-03-17 23:00:22 +01:00
parent b97a8cdfe3
commit a4398d4d90
1 changed files with 2 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

3
backends/cxxrtl/cxxrtl_backend.cc
View file

@ -1532,7 +1532,8 @@ struct CxxrtlWorker {
f << (cell->getParam(ID::CLR_POLARITY).as_bool() ? "" : ".bit_not()") << ");\n"; f << (cell->getParam(ID::CLR_POLARITY).as_bool() ? "" : ".bit_not()") << ");\n";
} }
// Internal cells // Internal cells
} else if (is_internal_cell(cell->type) && cell->type != ID($input_port)) { } else if (cell->type == ID($input_port)) {
} else if (is_internal_cell(cell->type)) {
log_cmd_error("Unsupported internal cell `%s'.\n", cell->type); log_cmd_error("Unsupported internal cell `%s'.\n", cell->type);
// User cells // User cells
} else if (for_debug) { } else if (for_debug) {