mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-06-27 19:18:49 +00:00
Code Activity

Add -nolatches check option.

Browse source
This commit is contained in:
nella 2026-06-24 10:38:10 +02:00
parent b3b1394cf1
commit a3b8609c84
8 changed files with 28 additions and 40 deletions
Download patch file Download diff file Expand all files Collapse all files

9
techlibs/quicklogic/synth_quicklogic.cc
View file

@ -331,12 +331,9 @@ struct SynthQuickLogicPass : public ScriptPass {
if (check_label("map_luts", "(for pp3)") && (help_mode || family == "pp3")) {
if (help_mode)
run("check -assert", "(only if -latches error, the default)");
else if (latches == "error") {
active_design->scratchpad_set_bool("check.latchonly", true);
run("check -assert");
active_design->scratchpad_unset("check.latchonly");
}
run("check -latchonly -assert", "(only if -latches error, the default)");
else if (latches == "error")
run("check -latchonly -assert");
run("techmap -map " + lib_path + family + "/latches_map.v");
if (abc9) {
run("read_verilog -lib -specify -icells " + lib_path + family + "/abc9_model.v");