mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-06-27 19:18:49 +00:00
Code Activity

Add -nolatches check option.

Browse source
This commit is contained in:
nella 2026-06-24 10:38:10 +02:00
parent b3b1394cf1
commit a3b8609c84
8 changed files with 28 additions and 40 deletions
Download patch file Download diff file Expand all files Collapse all files

11
passes/cmds/check.cc
View file

@ -65,6 +65,10 @@ struct CheckPass : public Pass {
log(" $_DLATCH_*/$_DLATCHSR_* mappings) remaining in the design. Use this\n");
log(" before techmapping in flows that must not emit latches.\n");
log("\n");
log(" -latchonly\n");
log(" check only for latch cells (as listed under -nolatches), skipping all\n");
log(" other checks.\n");
log("\n");
log(" -allow-tbuf\n");
log(" modify the -mapped behavior to still allow $_TBUF_ cells\n");
log("\n");
@ -85,6 +89,7 @@ struct CheckPass : public Pass {
bool initdrv = false;
bool mapped = false;
bool nolatches = false;
bool latchonly = false;
bool allow_tbuf = false;
bool assert_mode = false;
bool force_detailed_loop_check = false;
@ -108,6 +113,10 @@ struct CheckPass : public Pass {
nolatches = true;
continue;
}
if (args[argidx] == "-latchonly") {
latchonly = true;
continue;
}
if (args[argidx] == "-allow-tbuf") {
allow_tbuf = true;
continue;
@ -124,8 +133,6 @@ struct CheckPass : public Pass {
}
extra_args(args, argidx, design);
bool latchonly = design->scratchpad_get_bool("check.latchonly", false);
log_header(design, "Executing CHECK pass (checking for obvious problems).\n");
for (auto module : design->selected_whole_modules_warn())