mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-23 00:55:32 +00:00
memory_dff: Remove now-useless write port handling.
This commit is contained in:
parent
89c74ffd71
commit
a3528649c8
6 changed files with 19 additions and 82 deletions
|
@ -22,7 +22,6 @@ endmodule
|
|||
EOT
|
||||
|
||||
proc
|
||||
memory_dff
|
||||
|
||||
select -assert-count 2 t:$memrd
|
||||
select -assert-count 1 t:$memwr
|
||||
|
|
|
@ -197,7 +197,7 @@ do
|
|||
test_passes -f "$frontend $include_opts" -p "hierarchy; synth -run coarse; techmap; opt; abc -dff" ${bn}_ref.${refext}
|
||||
if [ -n "$firrtl2verilog" ]; then
|
||||
if test -z "$xfirrtl" || ! grep "$fn" "$xfirrtl" ; then
|
||||
"$toolsdir"/../../yosys -b "firrtl" -o ${bn}_ref.fir -f "$frontend $include_opts" -p "prep -nordff; proc; opt -nodffe -nosdff; fsm; opt; memory; opt -full -fine; pmuxtree" ${bn}_ref.${refext}
|
||||
"$toolsdir"/../../yosys -b "firrtl" -o ${bn}_ref.fir -f "$frontend $include_opts" -p "prep; proc; opt -nodffe -nosdff; fsm; opt; memory; opt -full -fine; pmuxtree" ${bn}_ref.${refext}
|
||||
$firrtl2verilog -i ${bn}_ref.fir -o ${bn}_ref.fir.v
|
||||
test_passes -f "$frontend $include_opts" -p "hierarchy; proc; opt -nodffe -nosdff; fsm; opt; memory; opt -full -fine" ${bn}_ref.fir.v
|
||||
fi
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue