mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-07-31 00:13:18 +00:00
Code Activity

Do not check signedness of post-adder (assume taken care of by DSP)

Browse source
This commit is contained in:
Eddie Hung 2019-09-05 12:38:47 -07:00
parent 7bd55f379c
commit a32b14a55f
2 changed files with 0 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

2
passes/pmgen/xilinx_dsp.cc
View file

@ -52,8 +52,6 @@ void pack_xilinx_dsp(dict<SigBit, Cell*> &bit_to_driver, xilinx_dsp_pm &pm)
SigSpec P = st.sigP;
if (st.postAdd) {
log_assert(st.postAdd->getParam("\\A_SIGNED").as_bool());
log_assert(st.postAdd->getParam("\\B_SIGNED").as_bool());
log(" adder %s (%s)\n", log_id(st.postAdd), log_id(st.postAdd->type));
SigSpec &opmode = cell->connections_.at("\\OPMODE");