mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-12 22:20:55 +00:00
Code Activity

memory_map: Add -formal option

Browse source 
This maps memories for a global clock based formal verification flow.
This implies -keepdc, uses $ff cells for ROMs and sets hdlname
attributes.
This commit is contained in:
Jannis Harder 2022-08-02 16:07:28 +02:00
parent 0cdb14df41
commit a2f9ebe43a
2 changed files with 68 additions and 17 deletions
Download patch file Download diff file Expand all files Collapse all files

1
CHANGELOG
View file

@ -6,6 +6,7 @@ Yosys 0.20 .. Yosys 0.20-dev
--------------------------
* New commands and options
- Added "formalff" pass - transforms FFs for formal verification
- Added option "-formal" to "memory_map" pass
* Formal Verification
- Added $anyinit cell to directly represent FFs with an unconstrained