mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-05-21 17:39:41 +00:00
Code Activity

Enabled realmath that was disabled for some reason

Browse source
This commit is contained in:
Miodrag Milanovic 2026-03-11 08:02:11 +01:00
parent 2f9e35acb8
commit a2e1fbcfc6
2 changed files with 3 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

2
tests/Makefile
View file

@ -37,7 +37,7 @@ SH_TEST_DIRS += ./simple
SH_TEST_DIRS += ./simple_abc9 SH_TEST_DIRS += ./simple_abc9
SH_TEST_DIRS += ./hana SH_TEST_DIRS += ./hana
SH_TEST_DIRS += ./asicworld SH_TEST_DIRS += ./asicworld
# SH_TEST_DIRS += ./realmath SH_TEST_DIRS += ./realmath
SH_TEST_DIRS += ./share SH_TEST_DIRS += ./share
SH_TEST_DIRS += ./opt_share SH_TEST_DIRS += ./opt_share
SH_TEST_DIRS += ./fsm SH_TEST_DIRS += ./fsm

4
tests/realmath/run-test.sh
View file

@ -23,8 +23,8 @@ echo "running tests.."
for ((i = 0; i < $count; i++)); do for ((i = 0; i < $count; i++)); do
echo -n "[$i]" echo -n "[$i]"
idx=$( printf "%05d" $i ) idx=$( printf "%05d" $i )
../../../yosys -qq uut_${idx}.ys ../../../yosys -qq uut_${idx}.ys >/dev/null 2>&1
iverilog -o uut_${idx}_tb uut_${idx}_tb.v uut_${idx}.v uut_${idx}_syn.v iverilog -o uut_${idx}_tb uut_${idx}_tb.v uut_${idx}.v uut_${idx}_syn.v >/dev/null 2>&1
./uut_${idx}_tb | tee uut_${idx}.err ./uut_${idx}_tb | tee uut_${idx}.err
if test -s uut_${idx}.err; then if test -s uut_${idx}.err; then
echo "Note: Make sure that 'iverilog' is an up-to-date git checkout of Icarus Verilog." echo "Note: Make sure that 'iverilog' is an up-to-date git checkout of Icarus Verilog."