mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-07-19 10:52:03 +00:00
Code Activity

preproc.cc: Use full path for generated file

Browse source 
Fixes out-of-tree builds.
This commit is contained in:
Krystine Sherwin 2025-06-25 11:25:39 +12:00 • committed by Emil J. Tywoniak
parent b90622b7ed
commit a2b2188a7f
1 changed files with 1 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

2
frontends/verilog/preproc.cc
View file

@ -34,7 +34,7 @@
#include "preproc.h" #include "preproc.h"
#include "verilog_frontend.h" #include "verilog_frontend.h"
#include "verilog_parser.tab.hh" #include "frontends/verilog/verilog_parser.tab.hh"
#include "kernel/log.h" #include "kernel/log.h"
#include <assert.h> #include <assert.h>
#include <stack> #include <stack>