mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-05-03 17:05:16 +00:00
Code Activity

design: properly switch signorm mode when restoring saved designs

Browse source
This commit is contained in:
Emil J. Tywoniak 2026-04-09 13:16:37 +02:00
parent 98c7078984
commit a287c24e75
1 changed files with 3 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

3
passes/cmds/design.cc
View file

@ -359,6 +359,8 @@ struct DesignPass : public Pass {
if (reset_mode || !load_name.empty() || push_mode || pop_mode) if (reset_mode || !load_name.empty() || push_mode || pop_mode)
{ {
design->flagSigNormalized = false;
for (auto mod : design->modules().to_vector()) for (auto mod : design->modules().to_vector())
design->remove(mod); design->remove(mod);
@ -380,6 +382,7 @@ struct DesignPass : public Pass {
{ {
RTLIL::Design *saved_design = pop_mode ? pushed_designs.back() : saved_designs.at(load_name); RTLIL::Design *saved_design = pop_mode ? pushed_designs.back() : saved_designs.at(load_name);
design->flagSigNormalized = saved_design->flagSigNormalized;
for (auto mod : saved_design->modules()) for (auto mod : saved_design->modules())
design->add(mod->clone()); design->add(mod->clone());