mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-24 01:25:33 +00:00
Code Activity

added wrappers for Design, Modules, Cells and Wires

Browse source
This commit is contained in:
Benedikt Tutzer 2018-06-25 17:08:29 +02:00
parent 4d4117c998
commit a27fa1833e
2 changed files with 245 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

1
Makefile
View file

@ -235,6 +235,7 @@ endif
ifeq ($(ENABLE_PYTHON),1)
LDLIBS += -lpython$(PYTHON_VERSION)m -lboost_python-py$(subst .,,$(PYTHON_VERSION)) -lboost_system
CXXFLAGS += -I/usr/include/python$(PYTHON_VERSION) -fPIC -D WITH_PYTHON
OBJS += kernel/python_wrappers.o
endif
ifeq ($(ENABLE_READLINE),1)