mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-23 06:13:41 +00:00
Code Activity

SigSpec refactoring: renamed chunks and width to __chunks and __width

Browse source
This commit is contained in:
Clifford Wolf 2014-07-22 19:56:17 +02:00
parent 3b5f4ff39c
commit a233762a81
62 changed files with 954 additions and 951 deletions
Download patch file Download diff file Expand all files Collapse all files

2
passes/sat/freduce.cc
View file

@ -714,7 +714,7 @@ struct FreduceWorker
if (grp[i].inverted)
{
if (inv_sig.width == 0)
if (inv_sig.__width == 0)
{
inv_sig = module->addWire(NEW_ID);