mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-29 01:18:46 +00:00
Code Activity

SigSpec refactoring: renamed chunks and width to __chunks and __width

Browse source
This commit is contained in:
Clifford Wolf 2014-07-22 19:56:17 +02:00
parent 3b5f4ff39c
commit a233762a81
62 changed files with 954 additions and 951 deletions
Download patch file Download diff file Expand all files Collapse all files

8
passes/fsm/fsmdata.h
View file

@ -143,15 +143,15 @@ struct FsmData
log(" Input signals:\n");
RTLIL::SigSpec sig_in = cell->connections["\\CTRL_IN"];
sig_in.expand();
for (size_t i = 0; i < sig_in.chunks.size(); i++)
log(" %3zd: %s\n", i, log_signal(sig_in.chunks[i]));
for (size_t i = 0; i < sig_in.__chunks.size(); i++)
log(" %3zd: %s\n", i, log_signal(sig_in.__chunks[i]));
log("\n");
log(" Output signals:\n");
RTLIL::SigSpec sig_out = cell->connections["\\CTRL_OUT"];
sig_out.expand();
for (size_t i = 0; i < sig_out.chunks.size(); i++)
log(" %3zd: %s\n", i, log_signal(sig_out.chunks[i]));
for (size_t i = 0; i < sig_out.__chunks.size(); i++)
log(" %3zd: %s\n", i, log_signal(sig_out.__chunks[i]));
log("\n");
log(" State encoding:\n");