mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-06 14:13:23 +00:00
Code Activity

SigSpec refactoring: renamed chunks and width to __chunks and __width

Browse source
This commit is contained in:
Clifford Wolf 2014-07-22 19:56:17 +02:00
parent 3b5f4ff39c
commit a233762a81
62 changed files with 954 additions and 951 deletions
Download patch file Download diff file Expand all files Collapse all files

11
kernel/rtlil.h
View file

@ -496,8 +496,11 @@ struct RTLIL::SigBit {
};
struct RTLIL::SigSpec {
std::vector<RTLIL::SigChunk> chunks; // LSB at index 0
int width;
public:
std::vector<RTLIL::SigChunk> __chunks; // LSB at index 0
int __width;
public:
SigSpec();
SigSpec(const RTLIL::Const &data);
SigSpec(const RTLIL::SigChunk &chunk);
@ -551,8 +554,8 @@ struct RTLIL::SigSpec {
};
inline RTLIL::SigBit::SigBit(const RTLIL::SigSpec &sig) {
assert(sig.width == 1 && sig.chunks.size() == 1);
*this = SigBit(sig.chunks[0]);
assert(sig.__width == 1 && sig.__chunks.size() == 1);
*this = SigBit(sig.__chunks[0]);
}
struct RTLIL::CaseRule {