3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-06-06 00:50:57 +00:00

verilog backend: runtime optimization for keyword pool

Signed-off-by: Mike Inouye <mikeinouye@google.com>
This commit is contained in:
Mike Inouye 2026-05-29 17:53:31 +00:00
parent e56c6a954c
commit a14650d07b
2 changed files with 2 additions and 2 deletions

View file

@ -38,7 +38,7 @@ USING_YOSYS_NAMESPACE
using namespace VERILOG_BACKEND; using namespace VERILOG_BACKEND;
const pool<string> VERILOG_BACKEND::verilog_keywords() { const pool<string> &VERILOG_BACKEND::verilog_keywords() {
static const pool<string> res = { static const pool<string> res = {
// IEEE 1800-2017 Annex B // IEEE 1800-2017 Annex B
"accept_on", "alias", "always", "always_comb", "always_ff", "always_latch", "and", "assert", "assign", "assume", "automatic", "before", "accept_on", "alias", "always", "always_comb", "always_ff", "always_latch", "and", "assert", "assign", "assume", "automatic", "before",

View file

@ -29,7 +29,7 @@
YOSYS_NAMESPACE_BEGIN YOSYS_NAMESPACE_BEGIN
namespace VERILOG_BACKEND { namespace VERILOG_BACKEND {
const pool<string> verilog_keywords(); const pool<string> &verilog_keywords();
bool char_is_verilog_escaped(char c); bool char_is_verilog_escaped(char c);
bool id_is_verilog_escaped(const std::string &str); bool id_is_verilog_escaped(const std::string &str);