mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-23 09:05:32 +00:00
Introducing YS_OVERRIDE, YS_FINAL, YS_ATTRIBUTE, YS_NORETURN
This commit is contained in:
parent
fe829bdbdc
commit
a112b10934
5 changed files with 30 additions and 26 deletions
|
@ -25,34 +25,34 @@ PRIVATE_NAMESPACE_BEGIN
|
|||
|
||||
struct TraceMonitor : public RTLIL::Monitor
|
||||
{
|
||||
virtual void notify_module_add(RTLIL::Module *module) OVERRIDE
|
||||
virtual void notify_module_add(RTLIL::Module *module) YS_OVERRIDE
|
||||
{
|
||||
log("#TRACE# Module add: %s\n", log_id(module));
|
||||
}
|
||||
|
||||
virtual void notify_module_del(RTLIL::Module *module) OVERRIDE
|
||||
virtual void notify_module_del(RTLIL::Module *module) YS_OVERRIDE
|
||||
{
|
||||
log("#TRACE# Module delete: %s\n", log_id(module));
|
||||
}
|
||||
|
||||
virtual void notify_connect(RTLIL::Cell *cell, const RTLIL::IdString &port, const RTLIL::SigSpec &old_sig, RTLIL::SigSpec &sig) OVERRIDE
|
||||
virtual void notify_connect(RTLIL::Cell *cell, const RTLIL::IdString &port, const RTLIL::SigSpec &old_sig, RTLIL::SigSpec &sig) YS_OVERRIDE
|
||||
{
|
||||
log("#TRACE# Cell connect: %s.%s.%s = %s (was: %s)\n", log_id(cell->module), log_id(cell), log_id(port), log_signal(sig), log_signal(old_sig));
|
||||
}
|
||||
|
||||
virtual void notify_connect(RTLIL::Module *module, const RTLIL::SigSig &sigsig) OVERRIDE
|
||||
virtual void notify_connect(RTLIL::Module *module, const RTLIL::SigSig &sigsig) YS_OVERRIDE
|
||||
{
|
||||
log("#TRACE# Connection in module %s: %s = %s\n", log_id(module), log_signal(sigsig.first), log_signal(sigsig.second));
|
||||
}
|
||||
|
||||
virtual void notify_connect(RTLIL::Module *module, const std::vector<RTLIL::SigSig> &sigsig_vec) OVERRIDE
|
||||
virtual void notify_connect(RTLIL::Module *module, const std::vector<RTLIL::SigSig> &sigsig_vec) YS_OVERRIDE
|
||||
{
|
||||
log("#TRACE# New connections in module %s:\n", log_id(module));
|
||||
for (auto &sigsig : sigsig_vec)
|
||||
log("## %s = %s\n", log_signal(sigsig.first), log_signal(sigsig.second));
|
||||
}
|
||||
|
||||
virtual void notify_blackout(RTLIL::Module *module) OVERRIDE
|
||||
virtual void notify_blackout(RTLIL::Module *module) YS_OVERRIDE
|
||||
{
|
||||
log("#TRACE# Blackout in module %s:\n", log_id(module));
|
||||
}
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue