mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-24 01:25:33 +00:00
Code Activity

Try again

Browse source
This commit is contained in:
Akash Levy 2024-10-01 04:13:01 -07:00
parent 3b8bc8098f
commit a0ebd9545a
2 changed files with 8 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

2
kernel/mem.cc
View file

@ -782,7 +782,7 @@ namespace {
mwr.en = cell->getPort(ID::WR_EN).extract(i * res.width, (ni - i) * res.width);
mwr.addr = cell->getPort(ID::WR_ADDR).extract(i * abits, abits);
mwr.data = cell->getPort(ID::WR_DATA).extract(i * res.width, (ni - i) * res.width);
#ifndef ENABLE_VERIFIC_SYSTEMVERILOG
#ifndef SILIMATE_DISABLE_MEM_PRIORITY_MASK
if (!is_compat) {
Const priority_mask = cell->parameters.at(ID::WR_PRIORITY_MASK).extract(i * n_wr_ports, n_wr_ports);
for (int j = 0; j < n_wr_ports; j++)