mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-31 15:24:57 +00:00
Code Activity

ecp5: Use memory_libmap pass.

Browse source
This commit is contained in:
Marcelina Kościelnicka 2022-02-08 03:52:16 +01:00
parent 7c5dba8b77
commit a04b025abf
10 changed files with 593 additions and 592 deletions
Download patch file Download diff file Expand all files Collapse all files

38
techlibs/ecp5/lutrams.txt
View file

@ -1,26 +1,12 @@
bram $__TRELLIS_DPR16X4
init 1
abits 4
dbits 4
groups 2
ports 1 1
wrmode 0 1
enable 0 1
transp 0 0
clocks 0 1
clkpol 0 2
endbram
# The syn_* attributes are described in:
# https://www.latticesemi.com/view_document?document_id=51556
attr_icase 1
match $__TRELLIS_DPR16X4
attribute !syn_ramstyle syn_ramstyle=auto syn_ramstyle=distributed
attribute !syn_romstyle syn_romstyle=auto
attribute !ram_block
attribute !rom_block
attribute !logic_block
make_outreg
min wports 1
endmatch
ram distributed $__TRELLIS_DPR16X4_ {
abits 4;
width 4;
cost 4;
init any;
prune_rom;
port sw "W" {
clock anyedge;
}
port ar "R" {
}
}