mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-07-24 13:18:56 +00:00
Code Activity

Fix read_aiger -- create zero driver, fix init width, parse 'b'

Browse source
This commit is contained in:
Eddie Hung 2019-06-07 11:07:15 -07:00
parent abc40924ed
commit a04521c6b7
2 changed files with 52 additions and 13 deletions
Download patch file Download diff file Expand all files Collapse all files

1
frontends/aiger/aigerparse.h
View file

@ -39,6 +39,7 @@ struct AigerReader
std::vector<RTLIL::Wire*> inputs;
std::vector<RTLIL::Wire*> latches;
std::vector<RTLIL::Wire*> outputs;
std::vector<RTLIL::Wire*> bad_properties;
AigerReader(RTLIL::Design *design, std::istream &f, RTLIL::IdString module_name, RTLIL::IdString clk_name);
void parse_aiger();