mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-22 05:43:40 +00:00
Code Activity

Added comment to clarify GP_ABUF cell

Browse source
This commit is contained in:
Andrew Zonenberg 2016-05-02 20:29:39 -07:00
parent 79460208c9
commit 9fc9d5f1fb
1 changed files with 2 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

2
techlibs/greenpak4/cells_sim.v
View file

@ -17,6 +17,8 @@ module GP_ABUF(input wire IN, output wire OUT);
assign OUT = IN; assign OUT = IN;
//cannot simulate mixed signal IP
endmodule endmodule
module GP_ACMP(input wire PWREN, input wire VIN, input wire VREF, output reg OUT); module GP_ACMP(input wire PWREN, input wire VIN, input wire VREF, output reg OUT);