mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-01-19 08:43:20 +00:00
Code Activity

fix

Browse source
This commit is contained in:
Dhaval Chaudhari 2026-01-04 01:53:28 +05:30
parent d1d80e044c
commit 9f908d6749
1 changed files with 12 additions and 11 deletions
Download patch file Download diff file Expand all files Collapse all files

23
frontends/verific/verific.cc
View file

@ -3688,22 +3688,23 @@ struct VerificPass : public Pass {
veri_file::AddLOption(args[++argidx].c_str());
continue;
}
if (args[argidx] == "-set_relaxed_file_libext_modes") {
veri_file::AddLibExt(".v");
veri_file::AddLibExt(".vh");
veri_file::AddLibExt(".sv");
veri_file::AddLibExt(".sv1");
veri_file::AddLibExt(".svh");
veri_file::AddLibExt(".svp");
veri_file::AddLibExt(".h");
veri_file::AddLibExt(".inc");
continue;
}
#endif
break;
}
#ifdef VERIFIC_SYSTEMVERILOG_SUPPORT
if (GetSize(args) > argidx && args[argidx] == "-set_relaxed_file_libext_modes") {
veri_file::AddLibExt(".v");
veri_file::AddLibExt(".vh");
veri_file::AddLibExt(".sv");
veri_file::AddLibExt(".sv1");
veri_file::AddLibExt(".svh");
veri_file::AddLibExt(".svp");
veri_file::AddLibExt(".h");
veri_file::AddLibExt(".inc");
continue;
}
if (GetSize(args) > argidx && (args[argidx] == "-f" || args[argidx] == "-F"))
{
unsigned verilog_mode = veri_file::UNDEFINED;