mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-07-30 07:53:16 +00:00
Code Activity

opt_merge: speedup

Browse source
This commit is contained in:
Eddie Hung 2020-03-10 16:13:44 -07:00
parent a0cc795e85
commit 9f30d7f843
3 changed files with 189 additions and 127 deletions
Download patch file Download diff file Expand all files Collapse all files

28
tests/opt/opt_merge_init.ys
View file

@ -20,6 +20,7 @@ endmodule
EOT
opt_merge
select -assert-count 1 t:$dff
select -assert-count 1 a:init=1'0
@ -46,4 +47,31 @@ endmodule
EOT
opt_merge
select -assert-count 1 t:$dff
select -assert-count 1 a:init=2'bx1
design -reset
read_verilog -icells <<EOT
module top(input clk, i, (* init = 1'b0 *) output o, /* NB: no init here! */ output p);
\$dff #(
.CLK_POLARITY(1'h1),
.WIDTH(32'd1)
) ffo (
.CLK(clk),
.D(i),
.Q(o)
);
\$dff #(
.CLK_POLARITY(1'h1),
.WIDTH(32'd1)
) ffp (
.CLK(clk),
.D(i),
.Q(p)
);
endmodule
EOT
opt_merge
select -assert-count 2 t:$dff