mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-10 13:10:51 +00:00
Code Activity

gate2lut: new techlib, for converting Yosys gates to FPGA LUTs.

Browse source
This commit is contained in:
whitequark 2018-12-05 04:50:38 +00:00
parent 12596b5003
commit 9ef078848a
10 changed files with 133 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

1
techlibs/common/Makefile.inc
View file

@ -25,5 +25,6 @@ $(eval $(call add_share_file,share,techlibs/common/techmap.v))
$(eval $(call add_share_file,share,techlibs/common/pmux2mux.v))
$(eval $(call add_share_file,share,techlibs/common/adff2dff.v))
$(eval $(call add_share_file,share,techlibs/common/dff2ff.v))
$(eval $(call add_share_file,share,techlibs/common/gate2lut.v))
$(eval $(call add_share_file,share,techlibs/common/cells.lib))