mirror of
				https://github.com/YosysHQ/yosys
				synced 2025-10-30 19:22:31 +00:00 
			
		
		
		
	Docs: Note on debug for memory_libmap
This commit is contained in:
		
							parent
							
								
									fae35fe98b
								
							
						
					
					
						commit
						9eed04dd4b
					
				
					 1 changed files with 7 additions and 0 deletions
				
			
		|  | @ -83,6 +83,13 @@ my_memory_map.v` then uses :cmd:ref:`techmap` to map to hardware primitives. Any | ||||||
| leftover memory cells unable to be converted are then picked up by | leftover memory cells unable to be converted are then picked up by | ||||||
| :cmd:ref:`memory_map` and mapped to DFFs and address decoders. | :cmd:ref:`memory_map` and mapped to DFFs and address decoders. | ||||||
| 
 | 
 | ||||||
|  | .. note:: | ||||||
|  | 
 | ||||||
|  |    More information about what mapping options are available and associated | ||||||
|  |    costs of each can be found by enabling debug outputs.  This can be done with | ||||||
|  |    the :cmd:ref:`debug` command, or by using the ``-g`` flag when calling Yosys | ||||||
|  |    to globally enable debug messages. | ||||||
|  | 
 | ||||||
| For more on the lib format for :cmd:ref:`memory_libmap`, see | For more on the lib format for :cmd:ref:`memory_libmap`, see | ||||||
| `passes/memory/memlib.md | `passes/memory/memlib.md | ||||||
| <https://github.com/YosysHQ/yosys/blob/master/passes/memory/memlib.md>`_ | <https://github.com/YosysHQ/yosys/blob/master/passes/memory/memlib.md>`_ | ||||||
|  |  | ||||||
		Loading…
	
	Add table
		Add a link
		
	
		Reference in a new issue