mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-24 16:12:33 +00:00
Code Activity

rtlil: add per-Design src meta vector + freelist

Browse source
This commit is contained in:
Emil J. Tywoniak 2026-06-05 13:36:53 +02:00
parent 29ab42bc4e
commit 9ed93e210b
2 changed files with 36 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

20
kernel/rtlil.cc
View file

@ -1078,6 +1078,26 @@ namespace {
}
}
uint32_t RTLIL::Design::alloc_obj_meta()
{
if (!obj_meta_free_.empty()) {
uint32_t idx = obj_meta_free_.back();
obj_meta_free_.pop_back();
obj_meta_src_[idx] = Twine::Null;
return idx;
}
uint32_t idx = static_cast<uint32_t>(obj_meta_src_.size());
obj_meta_src_.push_back(Twine::Null);
return idx;
}
void RTLIL::Design::free_obj_meta(uint32_t idx)
{
log_assert(idx < obj_meta_src_.size());
log_assert(obj_meta_src_[idx] == Twine::Null);
obj_meta_free_.push_back(idx);
}
void RTLIL::Design::merge_src(RTLIL::AttrObject *target, const RTLIL::AttrObject *source)
{
std::vector<Twine::Id> ids;